**DANIEL WILLIAM MEYER**

San Jose, CA

E-mail: Career@MeyerTech.Biz

**EXPERIENCE**

**Accomplished technical and people leader looking for new technical challenges in Firmware and Embedded Software**

**Sr. Technologist 10/15 to 12/23**

Western Digital Corporation (acquired SanDisk 2016) – Enterprise Storage Solutions, Milpitas, CA

* Designed and developed firmware modules for next-generation NVMe and SATA SSDs focused on the flash management layer such as Garbage Collection and Performance Monitoring.
* Delivered high quality firmware for 3 Enterprise SSD architectures, 2 of which are currently operating in cloud data centers.
* Led pre-tapeout validation activities for hardware accelerator blocks in flash management ASIC
* Performance design, analysis, and improvements for multi-core ARM and ARC SSDs to ensure that customer performance targets are met. This work led to several design and architecture improvements resulting in smooth customer qualifications.
* Led code quality initiatives and team education sessions on firmware/computer architecture that have enabled teams and individuals to deliver product features that meet customer specifications.

**Principal Engineer/Storage Architect 8/09 to 10/15**

NetApp, Inc – Storage Software, Sunnyvale, CA

* Managed Storage security and Storage management projects
* Managed SAS Initiator projects
* Led software and firmware development for dense storage shelf. These shelves were deployed across the NetApp product line to customer data centers.
* Technical advisor and designer for SAS-SATA bridging technologies which enabled dense storage shelf technology at NetApp.
* Product core team member for dense storage shelves, optical SAS, and FC-SAS bridges
* Delivered integrated storage distance solution for site disaster data protection based on FC-SAS bridging technology
* System architect for next generation storage cluster technology based on new protocol bridge
* Investigation and development for future FC-SAS and FCoE-SAS bridging solutions
* Directed FC and FCoE Initiator projects based on CNA technology

**Sr. Manager (Key Employee in acquisition) 12/04 to 8/09**

LSI, Inc – Storage Components Group *(acquired from SiliconStor, Inc. as Director of Engineering)*, Milpitas, CA

* Software and Firmware development projects in storage areas of SAS, Fibre-channel, and SATA.
* Firmware and chip architect for LSI SCSI protocol bridge products
* Manager for LSI bridge product teams
  + Firmware team – virtual teams in CA, CO, MN, and India
  + Test team – virtual teams in CA, CO, and India
  + Customer Tools development team – located in India
* Author and presenter for technical presentations and lead in customer-facing technical deep-dives. Customer list included Dell, EMC, HP, Engenio, NetApp, Xyratex, and others.
* Primary technical interface for SiliconStor with customers and standards (T10, T13, and SATA).
  + Continued as primary standards interface in T13 and SATA following the LSI acquisition.

**Consultant 5/04 to 12/04**

Meyer Technologies, San Jose, CA

SiliconStor, Inc. (*now LSI, Inc.*)

* Built and Managed a team of firmware and test engineers for a FC-SATA bridge design before Series A round financing.
* Initially brought on part-time to review the design and then asked to work full-time to correct design flaws and manage the team.

Ario Data Networks

* Implemented RAID5 Online Rebuild, Initialization, and Capacity Expansion in a multi-processor environment under Linux 2.4.
* Designed OSL (operating system layer) for existing Linux codebase to enable development on a PC under Visual C++ (with POSIX threads) until hardware was available.
* Developed bootloader (u-boot) for an ARM9 Integrator-based system.

WIS Technologies, Inc. (*now Micronas USA*)

* Created Embedded SDK for WIS customers.
* Created configuration tools for encoder chip with Visual C++ .NET
* Performed bringup of a new hardware platform with an XScale (IXDP425).
* Developed MP3 encoder with input and output I2S ports on Analog Devices Blackfin (BF533 DSP) development kit with Visual DSP++.
* Created customer documentation.

**Principal Firmware Engineer**  **12/02 to 5/04**

Micronas USA (*acquired WIS Technologies, Inc)*, Santa Clara, CA

* Designed and implemented firmware for streaming video server and DVR (Digital Video Recorder) platforms running uClinux using the MPEG4 and H.264 compression algorithms.
* Designed and implemented firmware for a VoIP Videophone over ADSL on an Intel XScale processor (IXP425) using the VxWorks RTOS utilizing SAL and OSL layers to promote code re-use.
* Pre-silicon verification and first silicon bringup for WIS MPEG4/H.264 single-pass hardware encoder targeted at HD content.
* Developed firmware on proprietary RISC processor for the WIS encoder chip in assembly. Modules designed include dynamic bit-rate control, inverse telecine detection and processing, motion detection, & MPEG headers. I also led the effort to port this codebase to embedded C on a more standard embedded 32-bit processor.
* Led the efforts to integrate standard software development processes such as the company coding standard, test & release policies, as well as to lead by example in encouraging better documentation.

**Principal Firmware Engineer**  **2/02 to 12/02**

Emulex, Inc. (*acquired Sierra Logic, Inc.*), Roseville, CA

#### Designed and implemented a Fibre Channel-SATA router with HA capabilities for SATA use in the enterprise market which was the key product in obtaining our B-round of funding.

#### Implemented drivers & APIs for JNI (AMCC) Fibrechannel controller (driver ported from Solaris) and Marvell/CMD/Promise ATA/SATA PCI devices under the ThreadX RTOS.

#### Designed and implemented IO subsystem firmware (64-bit/66MHz PCI) for Fibrechannel/SATA bridge.

#### Designed and implemented a hardware abstraction layer to simulate Sierra Logic's future ASIC in firmware and to analyze its performance behavior under various workloads.

#### Performed design and bringup activities on custom Xscale & ARM9 platforms.

#### Designed Multi build environment and created source control processes for CVS.

#### Firmware Development Manager/Staff Firmware Engineer 9/00 to 2/02

Cirrus Logic, Inc. (*acquired ShareWave, Inc. 2001*), El Dorado Hills, CA

* Led a team of firmware engineers in developing and executing hardware validation tests on ASICs expected to run protocols emerging through the IEEE standards process.
* Led a team of firmware engineers developing a manufacturing tool for OEMs of our products.
* Led a team of firmware engineers developing Sniffer and Debug tools as product offerings to customers.
* Program Manager and firmware technical lead for emerging 802.11a products co-developed with a consulting house in India.
* Program Manager for partnership with Sony on 802.11a projects which brought $3 million in revenue for the company.
* Pre-silicon ASIC verification and bringup of ARM7-based 802.11a/b MAC hardware and protocol.
* Firmware developer for next generation ARM7-based wireless network card for 802.11b line of products running on ThreadX RTOS.

**Sr. Firmware Engineer** **6/96 to 9/00**

Hewlett-Packard - Internet Application Systems Lab, Roseville, CA

1. Firmware technical lead for the A-Class 2-way UNIX server.
2. Firmware technical lead for system management processor (ARM7 running VxWorks) in mid and low-end server line.
3. Firmware developer for 3 different server lines and technical contributor to all current HP line of UNIX servers and workstations.
4. Firmware developer on design team that produced an 8-way server with the Merced processor.
5. Designed and Implemented bootstrap, I/O, and memory firmware modules for multi-processor servers.
6. Designed and Implemented build environment tools such as a lint tool for IA-64 assembly in C++.
7. Re-use and code quality champion for firmware in the division.

#### Computer Support Administrator, California Energy Commission 9/94 to 6/96

**Engineering Student Assistant. Caltrans R&D 2/94 to 8/94**

**Student Assistant (Programmer), CSU Sacramento 3/94 to 6/94**

**Software Engineer, Cyberdine Engienering, Modesto, CA 6/93 to 3/94**

**Patents held:**

#7,136,414, “*System and method for efficiently performing an inverse telecine procedure*”, *WIS Technologies, Inc.*

#8,020,031, **“***System and method for customizing a SCSI error response received from a SCSI target in a storage network environment”, LSI, Inc.*

*# 8,379,665, “Apparatus and Methods for access fairness for multiple target bridge/router in a fibre channel arbitrated loop system”*

**EDUCATION**

California State University at Sacramento - Bachelor of Science degree in Computer Engineering

Graduate Coursework (towards a Masters in Computer Engineering – registered at NTU):

Univ. of Mass at Amherst – “Parallel Processing”

Northeastern University – Graduate "Computer Architecture”

Stanford University – “Advanced Operating Systems”

**Hobbies/Interests:** Exercise & resistance training/personal health, Home entertainment technologies (PVR, DVR, consumer NAS), Guitar and music, Solar power and battery systems, Business fundamentals and Stock/options trading, gardening, snowboarding